Datasheet4U Logo Datasheet4U.com

74LVC377 - Octal D-type flip-flop

General Description

The 74LVC377 is an octal positive-edge triggered D-type flip-flop.

Key Features

  • Wide supply voltage range from 1.2 V to 3.6 V.
  • Overvoltage tolerant inputs to 5.5 V.
  • CMOS low power consumption.
  • Direct interface with TTL levels.
  • Output drive capability 50 Ω transmission lines at 125 °C.
  • Complies with JEDEC standard:.
  • JESD8-7A (1.65 V to 1.95 V).
  • JESD8-5A (2.3 V to 2.7 V).
  • JESD8-C/JESD36 (2.7 V to 3.6 V).
  • ESD protection:.
  • HBM JESD22-A114F exceeds 2000 V.
  • MM JESD22-A115-.

📥 Download Datasheet

Datasheet Details

Part number 74LVC377
Manufacturer Nexperia
File Size 231.42 KB
Description Octal D-type flip-flop
Datasheet download datasheet 74LVC377 Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74LVC377 Octal D-type flip-flop with data enable; positive-edge trigger Rev. 7 — 27 August 2021 Product data sheet 1. General description The 74LVC377 is an octal positive-edge triggered D-type flip-flop. The device features clock (CP) and data enable (E) inputs. When E is LOW, the outputs Qn will assume the state of their corresponding D inputs that meet the set-up and hold time requirements on the LOW-to-HIGH clock (CP) transition. Input E must be stable one set-up time prior to the LOW-to-HIGH transition for predictable operation. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments. 2. Features and benefits • Wide supply voltage range from 1.2 V to 3.