Datasheet4U Logo Datasheet4U.com

74LVC374A - Octal D-type flip-flop

Datasheet Summary

Description

The 74LVC374A is an octal positive-edge triggered D-type flip-flop with 3-state outputs.

Features

  • Wide supply voltage range from 1.2 V to 3.6 V.
  • Overvoltage tolerant inputs to 5.5 V.
  • CMOS low power dissipation.
  • Direct interface with TTL levels.
  • IOFF circuitry provides partial Power-down mode operation.
  • 8-bit positive edge-triggered register.
  • Independent register and 3-state buffer operation.
  • Complies with JEDEC standard:.
  • JESD8-7A (1.65 V to 1.95 V).
  • JESD8-5A (2.3 V to 2.7 V).
  • JESD8-C/JESD36 (.

📥 Download Datasheet

Datasheet preview – 74LVC374A

Datasheet Details

Part number 74LVC374A
Manufacturer nexperia
File Size 266.79 KB
Description Octal D-type flip-flop
Datasheet download datasheet 74LVC374A Datasheet
Additional preview pages of the 74LVC374A datasheet.

📁 Similar Datasheet

  • 74LVC374A - Octal D-type flip-flop (NXP)
  • 74LVC374A - OCTAL D-TYPE FLIP-FLOP (STMicroelectronics)
  • 74LVC374A - OCTAL D-TYPE FLIP-FLOP (Diodes)
  • 74LVC374A - Low-Voltage CMOS Octal D-Type Flip-Flop (ON Semiconductor)
  • 74LVC373A - Octal D-type transparent latch (NXP)
  • 74LVC373A - OCTAL D-TYPE LATCH (STMicroelectronics)
  • 74LVC373A - OCTAL TRANSPARENT D-TYPE LATCH (Diodes)
  • 74LVC373A - Low-Voltage CMOS Octal Transparent Latch (ON Semiconductor)
  • 74LVC377 - Octal D-type flip-flop (NXP)
  • 74LVC3157 - DOUBLE-THROW ANALOG SWITCH (Unisonic Technologies)
Other Datasheets by nexperia

Full PDF Text Transcription

Click to expand full text
74LVC374A Octal D-type flip-flop; 5 V tolerant inputs/outputs; positive-edge trigger; 3-state Rev. 5 — 27 August 2021 Product data sheet 1. General description The 74LVC374A is an octal positive-edge triggered D-type flip-flop with 3-state outputs. The device features a clock (CP) and output enable (OE) inputs. The flip-flops will store the state of their individual D-inputs that meet the set-up and hold time requirements on the LOW-to-HIGH clock (CP) transition. A HIGH on OE causes the outputs to assume a high-impedance OFF-state. Operation of the OE input does not affect the state of the flip-flops. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments.
Published: |