Datasheet4U Logo Datasheet4U.com

74LVC86A - Quad 2-input EXCLUSIVE-OR gate

Datasheet Summary

Description

The 74LVC86A is a quad 2-input EXCLUSIVE-OR gate.

Inputs can be driven from either 3.3 V or 5 V devices.

This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments.

Features

  • Overvoltage tolerant inputs to 5.5 V.
  • Wide supply voltage range from 1.2 to 3.6 V.
  • CMOS low power consumption.
  • Direct interface with TTL levels.
  • Complies with JEDEC standard:.
  • JESD8-7A (1.65 V to 1.95 V).
  • JESD8-5A (2.3 V to 2.7 V).
  • JESD8-C/JESD36 (2.7 V to 3.6 V).
  • ESD protection:.
  • HBM JESD22-A114F exceeds 2000 V.
  • MM JESD22-A115-B exceeds 200 V.
  • CDM JESD22-C101E exceeds 1000 V.
  • Sp.

📥 Download Datasheet

Datasheet preview – 74LVC86A

Datasheet Details

Part number 74LVC86A
Manufacturer nexperia
File Size 232.84 KB
Description Quad 2-input EXCLUSIVE-OR gate
Datasheet download datasheet 74LVC86A Datasheet
Additional preview pages of the 74LVC86A datasheet.

📁 Similar Datasheet

  • 74LVC86A - Quad 2-input exclusive OR gate (NXP)
  • 74LVC86A - QUADRUPLE 2-INPUT EXCLUSIVE OR GATES (Diodes)
  • 74LVC86A - Low-Voltage CMOS Quad 2-Input XOR Gate (ON Semiconductor)
  • 74LVC86 - Quad 2-input EXCLUSIVE-OR gate (NXP)
  • 74LVC821A - 10-bit D-type flip-flop (NXP)
  • 74LVC823A - 9-bit D-type flip-flop (NXP)
  • 74LVC827A - 10-bit buffer/line driver (NXP)
  • 74LVC841A - 10-bit transparent latch (NXP)
  • 74LVC8T245 - 8-bit dual supply translating transceiver (NXP)
  • 74LVC00A - LOW VOLTAGE CMOS QUAD 2-INPUT NAND GATE (STMicroelectronics)
Other Datasheets by nexperia

Full PDF Text Transcription

Click to expand full text
74LVC86A Quad 2-input EXCLUSIVE-OR gate Rev. 6 — 19 August 2021 Product data sheet 1. General description The 74LVC86A is a quad 2-input EXCLUSIVE-OR gate. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. 2. Features and benefits • Overvoltage tolerant inputs to 5.5 V • Wide supply voltage range from 1.2 to 3.6 V • CMOS low power consumption • Direct interface with TTL levels • Complies with JEDEC standard: • JESD8-7A (1.65 V to 1.95 V) • JESD8-5A (2.3 V to 2.7 V) • JESD8-C/JESD36 (2.7 V to 3.
Published: |