logo

54LS109 Datasheet, Features, Application

54LS109 Dual Positive-Edge-Triggered J-K Flip-Flops

Obsolete 54LS109 DM54LS109A DM74LS109A Dual Posit.

National Semiconductor
rating-1 5

54LS109 - Dual Positive-Edge-Triggered J-K Flip-Flops

Obsolete 54LS109 DM54LS109A DM74LS109A Dual Positive-Edge-Triggered J-K Flip-Flops with Preset Clear and Complementary Outputs June 1989 54LS109 DM.
National Semiconductor
rating-1 2

DM54LS109A - Dual Positive-Edge-Triggered J-K Flip-Flops with Preset/ Clear/ and Complementary Outputs

54LS109 DM54LS109A DM74LS109A Dual Positive-Edge-Triggered J-K Flip-Flops with Preset Clear and Complementary Outputs June 1989 54LS109 DM54LS109A D.
Motorola Inc
rating-1 2

SN54LS109A - DUAL JK POSITIVE EDGE-TRIGGERED FLIP-FLOP

SN54/74LS109A DUAL JK POSITIVE EDGE-TRIGGERED FLIP-FLOP The SN54/ 74LS109A consists of two high speed completely independent transition clocked JK fli.
Texas Instruments
rating-1 2

54LS109A - Dual J-K Positive-Edge-Triggered Flip-Flops

www.ti.com PACKAGE OPTION ADDENDUM 4-Dec-2021 PACKAGING INFORMATION Orderable Device Status Package Type Package Pins Package Eco Plan (1) Drawi.
Texas Instruments
rating-1 1

SN54LS109A - Dual J-K Positive-Edge-Triggered Flip-Flops

PACKAGE OPTION ADDENDUM www.ti.com 24-Aug-2018 PACKAGING INFORMATION Orderable Device JM38510/30109BEA Status Package Type Package Pins Package .
Since 2006. D4U Semicon.   |   Contact Us   |   Privacy Policy   |   Purchase of parts