Part Number | Description | Manufacture |
---|---|---|
|
Differential SAR ADCs Easy Drive Greatly reduced input kickback Input current reduced to 0.5 μA/MSPS Enhanced acquisition phase, ≥79% of cycle time at 1 MSPS First conversion accurate, no latency or pipeline delay Input span compression for single-supply operation Fast co |
Analog Devices |
|
SAR ADC ► Easy Drive expands signal chain flexibility ► High-Z mode significantly reduces signal chain settling requirements ► Fast conversion phase extends the ADC acquisition time ► Input overvoltage protection clamp sinks up to 50 mA ► High performance ► |
Analog Devices |
|
Sigma-Delta ADC Tested for robustness per: IEC6100-4-2, IEC6100-4-3, IEC6100-4-4, IEC6100-4-5, IEC6100-4-6, CISPR 11 24-bit ADC with integrated analog front end Fast and flexible output rate: 1.25 SPS to 31.25 kSPS Channel scan data rate of 6.21 kSPS per channel (16 |
Analog Devices |
|
24-Bit Sigma-Delta ADC 24-bit ADC with integrated AFE Fast and flexible output rate: 2.5 SPS to 125 kSPS Channel scan data rate of 24,845 SPS per channel (40.25 µs settling) 85 dB common mode rejection of 50 Hz and 60 Hz at 20 SPS per channel ±10 V inputs, either 8 differe |
Analog Devices |
|
Current Dumping Amplifier Instruction |
ETC |
|
Sigma-Delta ADC Tested for robustness per: IEC61000-4-2, IEC61000-4-3, IEC61000-4-4, IEC61000-4-5, IEC61000-4-6, CISPR 11 24-bit ADC with integrated analog front end Fast and flexible output rate: 1.25 SPS to 31.25 kSPS Channel scan data rate of 6.21 kSPS per channe |
Analog Devices |
|
24-Bit Sigma-Delta ADC 24-bit ADC with integrated AFE Fast and flexible output rate: 1.25 SPS to 31.25 kSPS Channel scan data rate of 6.21 kSPS per channel (161 µs settling) 17.3 noise free bits at 1007 SPS per channel 120 dB common mode rejection of 50 Hz and 60 Hz at 20 |
Analog Devices |
|
Differential SAR ADCs Easy Drive Greatly reduced input kickback Input current reduced to 0.5 μA/MSPS Enhanced acquisition phase, ≥79% of cycle time at 1 MSPS First conversion accurate, no latency or pipeline delay Input span compression for single-supply operation Fast co |
Analog Devices |
|
24-Bit Sigma-Delta ADC ► Ultralow current consumption (typical): ► 32 µA: continuous conversion mode (gain = 128) ► 5 µA: duty cycling mode (ratio = 1/16) ► 0.5 µA: standby mode ► 0.1 µA: power-down mode ► Built-in features for system level power savings: ► Current saving |
Analog Devices |
|
14-Bit DAC 32-Channel, 14-Bit DAC with Full-Scale Output Voltage Programmable from 50 V to 200 V APPLICATIONS ► High integration ► 32-channel, 14-bit denseDAC® with integrated high voltage out- put amplifier ► Guaranteed monotonic ► Housed in a 15 mm × 15 mm |
Analog Devices |
Total 111 results |