Datasheet Summary
..
Preliminary
Document Title 1M X 16 Bit X 4 Banks Synchronous DRAM Revision History
Rev. No.
1M X 16 Bit X 4 Banks Synchronous DRAM
History
Initial issue
Issue Date
November 30, 2004
Remark
Preliminary
PRELIMINARY
(November, 2004, Version 0.0)
AMIC Technology, Corp.
Preliminary
Feature
JEDEC standard 3.3V power supply LVTTL patible with multiplexed address Four banks / Pulse RAS MRS cycle with address key programs
- CAS Latency (2,3)
- Burst Length (1,2,4,8 & full page)
- Burst Type (Sequential & Interleave) All inputs are sampled at the positive going edge of the system clock Clock Frequency: 166MHz @ CL=3 143MHz @ CL=3
1M X 16 Bit X...