Datasheet4U Logo Datasheet4U.com

AT32F413 - 32-bit MCU+FPU

Description

9 2 Functional overview 11 2.1 ARM® Cortex®-M4 with FPU 11 2.2 Memory 12 2.2.1 Internal Flash memory 12 2.2.2 Memory protection unit (MPU) 12 2.2.3 Embedded SRAM12 2.3 Interrupts 13 2.3.1 Nested vectored interrupt controller (NVIC)13 2.3.2 External interrupts (EXINT) 13 2.4 Power cont

Features

  • Core: ARM® 32-bit Cortex®-M4 CPU.
  • 200 MHz maximum frequency, with a memory protection unit (MPU), single-cycle multiplication and hardware division.
  • Floating point unit (FPU).
  • DSP instructions.
  • Memories.
  • 64 to 256 KBytes of internal Flash memory.
  • sLib: configurable part of main Flash set as a library area with code executable but secured, non-readable.
  • SPIM interface: Extra interfacing up to 16 Mbytes of the external SPI Flash (as.

📥 Download Datasheet

Datasheet Details

Part number AT32F413
Manufacturer ARTERY
File Size 2.76 MB
Description 32-bit MCU+FPU
Datasheet download datasheet AT32F413 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
AT3210 16 GrayScales 160X160 STN LCD Controller Aimtron Technology
AT3216 Multilayer Chip Antenna ACX
AT3263 Current Mode PWM Controller ATC
AT3273 Current Mode PWM Controller ATC
AT32AP7000 32-bit Microcontroller ATMEL Corporation

Other Datasheets by ARTERY

Part Number Description
AT32F415 32-bit MCU
AT32F402 32-bit MCU
AT32F403 32-bit MCU+FPU
AT32F403A 32-bit MCU+FPU
AT32F405 32-bit MCU

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
AT32F413 Series Datasheet ARM®-based 32-bit Cortex®-M4 MCU+FPU with 64 to 256 KB Flash, 12 timers, 2 ADCs, 13 communication interfaces (USBFS, 2 CANs) Features  Core: ARM® 32-bit Cortex®-M4 CPU − 200 MHz maximum frequency, with a memory protection unit (MPU), single-cycle multiplication and hardware division − Floating point unit (FPU) − DSP instructions  Memories − 64 to 256 KBytes of internal Flash memory − sLib: configurable part of main Flash set as a library area with code executable but secured, non-readable − SPIM interface: Extra interfacing up to 16 Mbytes of the external SPI Flash (as instruction/data memory) − Up to 64 KBytes of SRAM  Power control (PWC) − 2.6 to 3.
Published: |