Datasheet4U Logo Datasheet4U.com

AS7C332MFT18A - 3.3V 2M x 18 Flow-through synchronous SRAM

Description

The AS7C332MFT18A is a high-performance CMOS 32-Mbit synchronous Static Random Access Memory (SRAM) device organized as 2,097152 words × 18 bits.

Fast cycle times of 8.5/10/12 ns with clock access times (tCD) of 7.5/8.5/10 ns.

Three chip enable (CE) inputs permit easy memory expansion.

Features

  • Organization: 2,097152 words × 18 bits Fast clock to data access: 7.5/8.5/10 ns Fast OE access time: 3.5/4.0 ns Fully synchronous flow-through operation Asynchronous output enable control Available in 100-pin TQFP package Individual byte write and global write.
  • Multiple chip enables for easy expansion 3.3V core power supply 2.5V or 3.3V I/O operation with separate VDDQ.

📥 Download Datasheet

Datasheet Details

Part number AS7C332MFT18A
Manufacturer Alliance Semiconductor Corporation
File Size 557.30 KB
Description 3.3V 2M x 18 Flow-through synchronous SRAM
Datasheet download datasheet AS7C332MFT18A Datasheet

📁 Similar Datasheet

  • AS7C33256NTD16A - 3.3V 256K X 16/18 SRAM (Alliance Semiconductor)
  • AS7C33256NTD18A - 3.3V 256K X 16/18 SRAM (Alliance Semiconductor)
  • AS7C33128NTD32A - 3.3V 128K X 32/36 SRAM (Alliance Semiconductor)
  • AS7C33128NTD36A - 3.3V 128K X 32/36 SRAM (Alliance Semiconductor)
  • AS7C31024 - 5V/3.3V 128K x 8 CMOS SRAM (Alliance Semiconductor)
  • AS7C31024A - 5V/3.3V 128K x 8 CMOS SRAM (Alliance Semiconductor)
  • AS7C31025 - 5V/3.3V 128K x 8 CMOS SRAM (Alliance Semiconductor)
  • AS7C31025C - 3.3V 128K x 8 CMOS SRAM (Alliance Semiconductor)
  • AS7C31026 - 5V/3.3V 64K x 16 CMOS SRAM (Alliance Semiconductor)
  • AS7C31026B - 3.3V 64K x 16 CMOS SRAM (Alliance Semiconductor)
Other Datasheets by Alliance Semiconductor Corporation

Full PDF Text Transcription

Click to expand full text
December 2004 ® AS7C332MFT18A 3.3V 2M × 18 Flow-through synchronous SRAM Features • • • • • • • Organization: 2,097152 words × 18 bits Fast clock to data access: 7.5/8.5/10 ns Fast OE access time: 3.5/4.0 ns Fully synchronous flow-through operation Asynchronous output enable control Available in 100-pin TQFP package Individual byte write and global write • • • • • • Multiple chip enables for easy expansion 3.3V core power supply 2.5V or 3.3V I/O operation with separate VDDQ Linear or interleaved burst control Snooze mode for reduced power-standby Common data inputs and data outputs www.DataSheet4U.
Published: |