• Part: ASM4SSTVF32852
  • Manufacturer: Alliance Semiconductor Corporation
  • Size: 149.39 KB
Download ASM4SSTVF32852 Datasheet PDF
ASM4SSTVF32852 page 2
Page 2
ASM4SSTVF32852 page 3
Page 3

ASM4SSTVF32852 Key Features

  • Differential clock signals. Supports SSTL_2 class II specifications on inputs and outputs. Low voltage operation
  • VDD = 2.3V to 2.7V
  • Available in 114 ball BGA package. Industrial temperature range also available

ASM4SSTVF32852 Description

The 24-Bit to 48-Bit ASM4SSTVF32852 is a universal bus driver designed for 2.3V to 2.7V VDD operation and SSTL_2 I/O levels except for the LVCMOS RESETB input. Data flow from D to Q is controlled by the differential clock (CLK/CLKB) and a control signal (RESETB). The positive edge of CLK is used to trigger the data flow, and CLKB is used to maintain sufficient noise margins, whereas the RESETB, an LVCMOS...