Datasheet4U Logo Datasheet4U.com

ASM4SSTVF16857 - DDR 14-Bit Registered Buffer

General Description

The ASM4SSTVF16857 is a universal 14-bit register (D F/F based), designed for 2.3V to 2.7V VDD .

The device supports SSTL_2 I/O levels, and is fully compliant with the JEDEC JC40, JC42.5 DDR I specifications covering PC1600, PC2100, PC2700, and PC3200 operational ranges.

Key Features

  • Fully JEDEC JC40 - JC42.5 compliant for DDR1.

📥 Download Datasheet

Datasheet Details

Part number ASM4SSTVF16857
Manufacturer Alliance Semiconductor Corporation
File Size 190.52 KB
Description DDR 14-Bit Registered Buffer
Datasheet download datasheet ASM4SSTVF16857 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
ASM40 40W Ultraminiature Medical Open Frame Switching Power Supplies Astrodyne Corporation
ASM4106C VERY LOW-COST VOICE SYNTHESIZER WITH 4-BIT MICROPROCESSOR Apuls Intergrated Circuits
ASM4112C VERY LOW-COST VOICE SYNTHESIZER WITH 4-BIT MICROPROCESSOR Apuls Intergrated Circuits
ASM4112CB VERY LOW-COST VOICE SYNTHESIZER Apuls Intergrated Circuits
ASM CRYSTAL CLOCK OSCILLATORS Abracon Corporation

Other Datasheets by Alliance Semiconductor Corporation

Part Number Description
ASM4SSTVF16859 DDR 13-Bit to 26-Bit Registered Buffer
ASM4SSTVF32852 DDR 24-Bit to 48-Bit Registered Buffer
ASM3P1819N Low Power Mobile VGA EMI Reduction IC
ASM3P18S19B Notebook LCD Panel EMI Reduction IC
ASM3P2107A Peak EMI Reducing Solution

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
August 2004 rev 2.0 DDR 14-Bit Registered Buffer ASM4SSTVF16857 LVCMOS level at a valid logic state since VREF may Features • Fully JEDEC JC40 - JC42.5 compliant for DDR1 applications to include: PC1600, PC2100, PC2700 & PC3200 ( > JEDEC defined DDR 400 @ 200MHz ) www.DataSheet4U.com • Low voltage operation; VDD: 2.3V - 2.7V. not be stable during power-up. To ensure that outputs are at a defined logic state before a stable clock has been supplied, RESETB must be held at a logic low level during power-up. In the JEDEC defined Registered DDR DIMM • • • SSTL_2 Class II outputs. Differential clock inputs. Available in 48 pin TSSOP and TVSOP packages.