Datasheet4U Logo Datasheet4U.com

ASM4SSTVF32852 - DDR 24-Bit to 48-Bit Registered Buffer

Description

The 24-Bit to 48-Bit ASM4SSTVF32852 is a universal bus driver designed for 2.3V to 2.7V VDD operation and SSTL_2 I/O levels except for the LVCMOS RESETB input.

Data flow from D to Q is controlled by the differential clock (CLK/CLKB) and a control signal (RESETB).

Features

  • Differential clock signals. Supports SSTL_2 class II specifications on inputs and outputs. Low voltage operation.
  • VDD = 2.3V to 2.7V. To ensure that outputs are at a defined logic state before a stable clock has been supplied, RESETB must be held at a logic “Low” level during power-up. In the DDR DIMM.

📥 Download Datasheet

Datasheet preview – ASM4SSTVF32852

Datasheet Details

Part number ASM4SSTVF32852
Manufacturer Alliance Semiconductor Corporation
File Size 149.39 KB
Description DDR 24-Bit to 48-Bit Registered Buffer
Datasheet download datasheet ASM4SSTVF32852 Datasheet
Additional preview pages of the ASM4SSTVF32852 datasheet.

📁 Similar Datasheet

  • ASM40 - 40W Ultraminiature Medical Open Frame Switching Power Supplies (Astrodyne Corporation)
  • ASM4106C - VERY LOW-COST VOICE SYNTHESIZER WITH 4-BIT MICROPROCESSOR (Apuls Intergrated Circuits)
  • ASM4112C - VERY LOW-COST VOICE SYNTHESIZER WITH 4-BIT MICROPROCESSOR (Apuls Intergrated Circuits)
  • ASM4112CB - VERY LOW-COST VOICE SYNTHESIZER (Apuls Intergrated Circuits)
  • ASM - CRYSTAL CLOCK OSCILLATORS (Abracon Corporation)
  • ASM-7.3728MHZ-E - Crystal Clock Oscillators (Abracon)
  • ASM-xx.xxxxMHZ-D - Crystal Clock Oscillators (Abracon)
  • ASM-xx.xxxxMHZ-E - Crystal Clock Oscillators (Abracon)
  • ASM-xx.xxxxMHZ-F - Crystal Clock Oscillators (Abracon)
  • ASM-xx.xxxxMHZ-L - Crystal Clock Oscillators (Abracon)
Other Datasheets by Alliance Semiconductor Corporation

Full PDF Text Transcription

Click to expand full text
August 2004 rev 2.0 DDR 24-Bit to 48-Bit Registered Buffer ASM4SSTVF32852 Features   Differential clock signals. Supports SSTL_2 class II specifications on inputs and outputs. Low voltage operation.  VDD = 2.3V to 2.7V. To ensure that outputs are at a defined logic state before a stable clock has been supplied, RESETB must be held at a logic “Low” level during power-up. In the DDR DIMM application, RESETB is specified to be asynchronous with respect to CLK/CLKB. Therefore, no timing relationship can be guaranteed between the two signals. When entering a low-power standby state, the register will be cleared and the outputs will be driven to a logic “Low” level quickly relative to the time to disable the differential input receivers. This ensures there are no “glitches” on any output.
Published: |