Datasheet4U Logo Datasheet4U.com

AD9222 - 40/50 MSPS Serial LVDS 1.8 V A/D Converter

Description

The AD9222 is an octal, 12-bit, 40/50/65 MSPS analog-todigital converter (ADC) with an on-chip sample-and-hold cir

Features

  • 8 ADCs integrated into 1 package 114 mW ADC power per channel at 65 MSPS SNR = 70 dB (to Nyquist) ENOB = 11.3 bits SFDR = 80 dBc Excellent linearity: DNL = ±0.3 LSB (typical), INL = ±0.4 LSB (typical) Serial LVDS (ANSI-644, default) Low power, reduced signal option (similar IEEE 1596.3) Data and frame clock outputs 325 MHz full-power analog bandwidth 2 V p-p input voltage range 1.8 V supply operation Serial port control Full-chip and individual-channel power-down modes Flexible bit orientation B.

📥 Download Datasheet

Datasheet preview – AD9222

Datasheet Details

Part number AD9222
Manufacturer Analog Devices
File Size 2.51 MB
Description 40/50 MSPS Serial LVDS 1.8 V A/D Converter
Datasheet download datasheet AD9222 Datasheet
Additional preview pages of the AD9222 datasheet.

📁 Similar Datasheet

  • AD9256 - DIGITAL AMPLIFIER POWER STAGE (Elite Semiconductor)
  • AD9256H - DIGITAL AMPLIFIER POWER STAGE (Elite Semiconductor)
  • AD92580 - DIGITAL AMPLIFIER POWER STAGE (Elite Semiconductor)
  • AD92580C - DIGITAL AMPLIFIER POWER STAGE (Elite Semiconductor)
  • AD9700 - Video Dispaly D/A Converter (ETC)
Other Datasheets by Analog Devices
  • AD9220 - Complete 12-Bit 1.5/3.0/10.0 MSPS Monolithic A/D Converters
  • AD9221 - Monolithic A/D Converters
  • AD9223 - Monolithic A/D Converters
  • AD9224 - Complete 12-Bit 40 MSPS Monolithic A/D Converter
  • AD9225 - Complete 12-Bit 25 MSPS Monolithic A/D Converter
  • AD9226 - ADC Converter
  • AD9228 - Serial LVDS 1.8 V A/D Converter
  • AD9229 - Quad 12-Bit 50/65 MSPS Serial LVDS 3V A/D Converter

Full PDF Text Transcription

Click to expand full text
Data Sheet FEATURES 8 ADCs integrated into 1 package 114 mW ADC power per channel at 65 MSPS SNR = 70 dB (to Nyquist) ENOB = 11.3 bits SFDR = 80 dBc Excellent linearity: DNL = ±0.3 LSB (typical), INL = ±0.4 LSB (typical) Serial LVDS (ANSI-644, default) Low power, reduced signal option (similar IEEE 1596.3) Data and frame clock outputs 325 MHz full-power analog bandwidth 2 V p-p input voltage range 1.
Published: |