include: JTAG access to memory permitted with a 64-bit key Protected memory regions that can be assigned to limit access under program control to sensitive code PLL has a.

interface, S/PDIF transceiver, DTCP (digital transmission content protection protocol), serial ports, precision clock ge.

......... 3 SHARC Family Core Architecture ........ 4 Family Peripheral Architecture .. 6 I/O Processor Features ... 8 System Design .... 8 Development Tools ....... 9 Additional Information 10 Related Signal Chains .. 10 Pin Function Descriptions ..

ADSP-21363

ADSP-21364

ADSP-21365

ADSP-21366

ADSP-21367

ADSP-21368

ADSP-21369

ADSP-21371

ADSP-21375

ADSP-2100A

ADSP-2101

ADSP-21020

ADSP-2103