Clock Generator for PentiumIII Server and Workstation Applications
O Output clock for driving the DRCG device. See table 1, page1 for frequency selection.
O Output clock for driving the DRCG device. See table 1, page1 for frequency selection. It
is 180 degrees out of phase (inverted) from the 3VMref clock.
PU When asserted low, this pin invokes Spread Spectrum functionality. Spread spectrum is
applicable to CPU(1:6), CPU(1:6)#, 3VMref, 3VMref_b, and 3V66 clocks. This pin has a
250KΩ internal Pull-up.
O Differential host clock outputs. These outputs are used in pairs, (CPU1-1#, CPU2-2#,
CPU3-3#, CPU4-4#, CPU5-5#, and CPU6-6#) for differential clocking of the host bus.
CPU(1:6)# are 180 degrees out of phase with their complements, CPU(1:6). See table 1,
page 1 for frequency selection.
P This pin establishes the reference current for the internal current steering buffers of the
CPU clocks. A resistor is connected from this pin to ground to set the value of this current.
See applications data on page 9 of this data sheet for details.
O Fixed 66.67 MHz clock output for driving the IMI B9852 buffer device.
PU When asserted low, this pin Invokes power-down mode by shutting off all the clocks,
disabling all internal circuitry, and shutting down the crystal oscillator. The 3VMref,
3VMref_B, 3V66, REF and CPU clocks are driven low during this condition. It has a
250KΩ internal Pull-up.
PD Input select pins. See table 1, page 1. Each pin has a 250KΩ internal Pull-down
PU Input select pin. See table 1, page 1. It has a 250KΩ internal Pull-up
O Crystal Buffer output pin. Connects to a crystal only. When an external signal other than
a crystal is used or when in Test mode, this pin is kept unconnected.
I Crystal Buffer input pin. Connects to a crystal, or an external single ended input clock
O A buffered output clock of the signal applied at Xin. Typically, 14.31818MHz.
I These input select pins configure the LOH current (and thus the VOH swing amplitude) of
the CPU clock output pairs. Each pin has a 250KΩ internal Pull-up. See the table 5 for
current and resistor values.
P 3.3V power supply pins for Ref clock and crystal buffer.
P 3.3V power supply pins for CPU(1:6) / CPU(1:6)# outputs.
P 3.3V power supply pins for common supply to the core.
P 3.3V power supply pins for 3V66 output.
P 3.3V power supply pins for internal current reference circuitry and internal PLL.
31, 37, 43
P 3.3V power supply pin for 3Vmref and 3Vmref_b outputs
P Ground pins for the Ref clock and crystal buffer.
P Ground pins for the CPU(1:6)/CPU(1:6)# outputs.
P Ground pins for common supply to the core.
P Ground pin for the 3V66 output.
P Ground pin for internal current reference circuitry and internal PLL.
P Ground pin for 3Vmref and 3Vmref_b outputs.
Note: Definition of I/O column pneumonic on pin description table above:
I = Input pin, O = output pin, P = power supply pin, PU = This indicated that a bi-directional pin contains a device internal pull-up
resistor. This will insure that this pin of the device will be seen by the internal logic as a logic 1 level. Likewise pins with a PD
designation are guaranteed to be seen as a logic 0 level if no external level setting circuitry is present at power up.
Cypress Semiconductor Corporation
525 Los Coches St.
Milpitas, CA 95035. Tel: 408-263-6300, Fax: 408-263-6571
Document#: 38-07068 Rev. **
Page 2 of 14