CY28351 buffer/driver equivalent, differential clock buffer/driver.
* Supports 333-MHz and 400-MHz DDR SDRAM
* 60-
– 200-MHz operating frequency
* Phase-locked loop (PLL) clock distribution for double data rate.
* Distributes one clock input to ten differential outputs
* External feedback pin (FBIN) is used to synchronize .
Image gallery