* 18-Mbit density (1M × 18, 512K × 36)
* 550-MHz clock for high bandwidth
* Two-word burst for reducing address bus frequency
* Double data rate (DDR) interfaces (data transferred at 1100 MHz) at 550 MHz
* Available in 2.5 clock cycle latency
* Two input clocks (K and K) for
CY7C1168KV18 Datasheet (605.44 KB)
CY7C1168KV18
Cypress Semiconductor
605.44 KB
18-mbit ddr ii+ sram two-word burst architecture.
CY7C1168KV18/CY7C1170KV18 18-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) 18-Mbit DDR II+ SRAM Two-Word Burst Architecture .
📁 Related Datasheet
CY7C1168V18 (CY7C11xxV18) 18-Mbit DDR-II SRAM 2-Word Burst Architecture (Cypress Semiconductor)
CY7C11611KV18 18-Mbit QDR II SRAM 4-Word Burst Architecture (Cypress Semiconductor)
CY7C1161KV18 18-Mbit QDR II SRAM Four-Word Burst Architecture (Cypress Semiconductor)
CY7C1161V18 (CY7C11xxV18) SRAM 4-Word Burst Architecture (Cypress Semiconductor)
CY7C11631KV18 18-Mbit QDR II SRAM 4-Word Burst Architecture (Cypress Semiconductor)
CY7C1163KV18 18-Mbit QDR II SRAM Four-Word Burst Architecture (Cypress Semiconductor)
CY7C1163V18 (CY7C11xxV18) SRAM 4-Word Burst Architecture (Cypress Semiconductor)
CY7C11651KV18 18-Mbit QDR II SRAM 4-Word Burst Architecture (Cypress Semiconductor)
CY7C1165KV18 18-Mbit QDR II SRAM Four-Word Burst Architecture (Cypress Semiconductor)
CY7C1165V18 (CY7C11xxV18) SRAM 4-Word Burst Architecture (Cypress Semiconductor)
TAGS
Image Gallery
