CY7C1219H sram equivalent, 1-mbit (32k x 36) pipelined dcd sync sram.
* Registered inputs and outputs for pipelined operation
* Optimal for performance (Double-Cycle deselect) — Depth expansion without wait state
* 32K × 36-bit .
Image gallery