CY7C1302DV25 srams equivalent, 9-mbit burst of two pipelined srams.
* Separate independent Read and Write data ports — Supports concurrent transactions
* 167-MHz clock for high bandwidth — 2.5 ns clock-to-Valid access time
* 2.
Image gallery