CY7C1315AV18 architecture equivalent, (cy7c131xav18) 18-mb qdrtm-ii sram 4-word burst architecture.
* Separate Independent Read and Write Data Ports — Supports concurrent transactions
* 250-MHz Clock for High Bandwidth
* 4-Word Burst for reducing address bus.
Image gallery