Datasheet4U Logo Datasheet4U.com

CY7C1347G - 4-Mbit (128K x 36) Pipelined Sync SRAM

📥 Download Datasheet

Preview of CY7C1347G PDF
datasheet Preview Page 2 datasheet Preview Page 3

Datasheet Details

Part number CY7C1347G
Manufacturer Cypress Semiconductor
File Size 527.03 KB
Description 4-Mbit (128K x 36) Pipelined Sync SRAM
Datasheet download datasheet CY7C1347G_CypressSemiconductor.pdf

CY7C1347G Product details

Description

1] The CY7C1347G is a 3.3V, 128K by 36 synchronous-pipelined SRAM designed to support zero-wait-state secondary cache with minimal glue logic.CY7C1347G I/O pins can operate at either the 2.5V or the 3.3V level, the I/O pins are 3.3V tolerant when VDDQ = 2.5V.All synchronous inputs pass through input registers controlled by the rising edge of the clock.All data outputs pass through output registers controlled by the rising edge of the clock.Maximum access delay from the clock rise is 2.6 ns (

Features

Other Datasheets by Cypress Semiconductor
Published: |