Datasheet4U Logo Datasheet4U.com

CY7C1347F - 4-Mbit (128K x 36) Pipelined Sync SRAM

Datasheet Summary

Description

The CY7C1347F is a 3.3V, 128K by 36 synchronous-pipelined SRAM designed to support zero-wait-state secondary cache with minimal glue logic.

CY7C1347F I/O pins can operate at either the 2.5V or the 3.3V level, the I/O pins are 3.3V tolerant when VDDQ = 2.5V.

Features

  • Fully registered inputs and outputs for pipelined operation.
  • 128K by 36 common I/O architecture.
  • 3.3V core power supply.
  • 2.5V/3.3V I/O operation.
  • Fast clock-to-output times.
  • 2.6 ns (for 250-MHz device).
  • 2.6 ns (for 225-MHz device).
  • 2.8 ns (for 200-MHz device).
  • 3.5 ns (for 166-MHz device).
  • 4.0 ns (for 133-MHz device).
  • User-selectable burst counter supporting Intel Pentium interleaved or linear bu.

📥 Download Datasheet

Datasheet preview – CY7C1347F

Datasheet Details

Part number CY7C1347F
Manufacturer Cypress Semiconductor
File Size 606.89 KB
Description 4-Mbit (128K x 36) Pipelined Sync SRAM
Datasheet download datasheet CY7C1347F Datasheet
Additional preview pages of the CY7C1347F datasheet.
Other Datasheets by Cypress Semiconductor

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com CY7C1347F 4-Mbit (128K x 36) Pipelined Sync SRAM Features • Fully registered inputs and outputs for pipelined operation • 128K by 36 common I/O architecture • 3.3V core power supply • 2.5V/3.3V I/O operation • Fast clock-to-output times — 2.6 ns (for 250-MHz device) — 2.6 ns (for 225-MHz device) — 2.8 ns (for 200-MHz device) — 3.5 ns (for 166-MHz device) — 4.
Published: |