Datasheet4U Logo Datasheet4U.com

CY7C1347B - 128K x 36 Synchronous-Pipelined Cache RAM

Datasheet Summary

Description

The CY7C1347B is a 3.3V, 128K by 36 synchronous-pipelined cache SRAM designed to support zero-wait-state secondary cache with minimal glue logic.

Features

  • Supports 100-MHz bus for Pentium and PowerPC™ operations with zero wait states.
  • Fully registered inputs and outputs for pipelined operation.
  • 128K by 36 common I/O architecture.
  • 3.3V core power supply.
  • 2.5V/3.3V I/O operation.
  • Fast clock-to-output times.
  • 3.5 ns (for 166-MHz device).
  • 4.0 ns (for 133-MHz device).
  • 5.5 ns (for 100-MHz device) User-se.

📥 Download Datasheet

Datasheet preview – CY7C1347B

Datasheet Details

Part number CY7C1347B
Manufacturer Cypress Semiconductor
File Size 910.50 KB
Description 128K x 36 Synchronous-Pipelined Cache RAM
Datasheet download datasheet CY7C1347B Datasheet
Additional preview pages of the CY7C1347B datasheet.

📁 Similar Datasheet

  • CY7C131AE - 1K/2K x 8 Dual-Port Static RAM (Cypress)
  • CY7C131E - 1K/2K x 8 Dual-Port Static RAM (Cypress)
  • CY7C136AE - 1K/2K x 8 Dual-Port Static RAM (Cypress)
  • CY7C136E - 1K/2K x 8 Dual-Port Static RAM (Cypress)
  • CY7C1370C - 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture (Cypress)
  • CY7C1370CV25 - 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture (Cypress)
  • CY7C1370D - 18-Mbit (512 K 횞 36/1 M 횞 18) Pipelined SRAM (Cypress)
  • CY7C1371C - 18-Mbit (512K x 36/1M x 18) Flow-Through SRAM with NoBL Architecture (Cypress)
  • CY7C1371S - 18-Mbit (512K x 36) Flow-Through SRAM (Cypress)
  • CY7C1372C - 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture (Cypress)
Other Datasheets by Cypress Semiconductor
  • CY7C1347D - 128K x 36 Synchronous-Pipelined Cache SRAM
  • CY7C1347F - 4-Mbit (128K x 36) Pipelined Sync SRAM
  • CY7C1347G - 4-Mbit (128K x 36) Pipelined Sync SRAM
  • CY7C1342 - 4K x 8 Dual-Port Static RAM and 4K x 8 Dual-Port SRAM
  • CY7C13451G - 4-Mbit Flow-Through Sync SRAM
  • CY7C1345G - 4-Mbit Flow-Through Sync SRAM
  • CY7C130 - 1K x 8 Dual-Port Static RAM
  • CY7C1302CV25 - 9-Mbit Burst of Two Pipelined SRAMs

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com 1CY7C1347 CY7C1347B 128K x 36 Synchronous-Pipelined Cache RAM Features • Supports 100-MHz bus for Pentium and PowerPC™ operations with zero wait states • Fully registered inputs and outputs for pipelined operation • 128K by 36 common I/O architecture • 3.3V core power supply • 2.5V/3.3V I/O operation • Fast clock-to-output times — 3.5 ns (for 166-MHz device) — 4.0 ns (for 133-MHz device) • • • • • • • — 5.
Published: |