900,000+ datasheet pdf search and download

Datasheet4U offers most rated semiconductors data sheet pdf




Cypress Semiconductor Electronic Components Datasheet

CY7C1351G Datasheet

4-Mbit (128K x 36) Flow-Through SRAM

No Preview Available !

CY7C1351G
4-Mbit (128K × 36) Flow-Through SRAM
with NoBL™ Architecture
4-Mbit (128K × 36) Flow-Through SRAM with NoBL™ Architecture
Features
Can support up to 133-MHz bus operations with zero wait
states
Data is transferred on every clock
Pin compatible and functionally equivalent to ZBT™ devices
Internally self-timed output buffer control to eliminate the need
to use OE
Registered inputs for flow-through operation
Byte write capability
128 K × 36 common I/O architecture
2.5 V/3.3 V I/O power supply (VDDQ)
Fast clock-to-output times
6.5 ns (for 133-MHz device)
Clock enable (CEN) pin to suspend operation
Synchronous self-timed writes
Asynchronous output enable
Available in Pb-free 100-pin TQFP package
Burst capability – linear or interleaved burst order
Low standby power
Functional Description
The CY7C1351G is a 3.3 V, 128K × 36 synchronous flow-through
burst SRAM designed specifically to support unlimited true
back-to-back read/write operations without the insertion of wait
states. The CY7C1351G is equipped with the advanced No Bus
Latency™ (NoBL™) logic required to enable consecutive
Read/Write operations with data being transferred on every clock
cycle. This feature dramatically improves the throughput of data
through the SRAM, especially in systems that require frequent
write-read transitions.
All synchronous inputs pass through input registers controlled by
the rising edge of the clock. The clock input is qualified by the
clock enable (CEN) signal, which when deasserted suspends
operation and extends the previous clock cycle. Maximum
access delay from the clock rise is 6.5 ns (133-MHz device).
Write operations are controlled by the four byte write select
(BW[A:D]) and a write enable (WE) input. All writes are conducted
with on-chip synchronous self-timed write circuitry.
Three synchronous chip enables (CE1, CE2, CE3) and an
asynchronous output enable (OE) provide for easy bank
selection and output tristate control. In order to avoid bus
contention, the output drivers are synchronously tristated during
the data portion of a write sequence.
For a complete list of related documentation, click here.
Selection Guide
Maximum access time
Maximum operating current
Maximum CMOS standby current
Description
133 MHz
6.5
225
40
100 MHz
8.0
205
40
Unit
ns
mA
mA
Errata: For information on silicon errata, see "Errata" on page 19. Details include trigger conditions, devices affected, and proposed workaround.
Cypress Semiconductor Corporation • 198 Champion Court
Document Number: 38-05513 Rev. *Q
• San Jose, CA 95134-1709 • 408-943-2600
Revised November 3, 2016


Cypress Semiconductor Electronic Components Datasheet

CY7C1351G Datasheet

4-Mbit (128K x 36) Flow-Through SRAM

No Preview Available !

CY7C1351G
Logic Block Diagram
A0, A1, A
MODE
CLK C
CEN
CE
ADDRESS
REGISTER
A1
A0
D1
D0
ADV/LD
C
WRITE ADDRESS
REGISTER
Q1
Q0
A1'
A0'
BURST
LOGIC
ADV/LD
BWA
BWB
BWC
BWD
WE
OE
CE1
CE2
CE3
ZZ
WRITE REGISTRY
AND DATA COHERENCY
CONTROL LOGIC
READ LOGIC
SLEEP
Control
WRITE
DRIVERS
MEMORY
ARRAY
S
E
N
S
E
A
M
P
S
INPUT E
REGISTER
O
U
T
DP
AU
TT
A
B
SU
TF
EF
EE
RR
IS
NE
G
DQs
DQPA
DQPB
DQPC
DQPD
Document Number: 38-05513 Rev. *Q
Page 2 of 22


Part Number CY7C1351G
Description 4-Mbit (128K x 36) Flow-Through SRAM
Maker Cypress Semiconductor
Total Page 22 Pages
PDF Download

CY7C1351G Datasheet PDF

View PDF for Mobile








Similar Datasheet

1 CY7C1351 128Kx36 Flow-Through SRAM
Cypress Semiconductor
2 CY7C1351F 4-Mb (128K x 36) Flow-through SRAM
Cypress Semiconductor
3 CY7C1351G 4-Mbit (128K x 36) Flow-Through SRAM
Cypress Semiconductor





Part Number Start With

0    1    2    3    4    5    6    7    8    9    A    B    C    D    E    F    G    H    I    J    K    L    M    N    O    P    Q    R    S    T    U    V    W    X    Y    Z

Site map

Webmaste! click here

Contact us

Buy Components

Privacy Policy