CY7C1528V18 sram equivalent, 1.8v synchronous pipelined sram.
Functional Description
* 72-Mbit density (8M x 8, 8M x 9, 4M x 18, 2M x 36)
* 300-MHz clock for high bandwidth
* 4-Word burst for reducing address bus frequ.
* 72-Mbit density (8M x 8, 8M x 9, 4M x 18, 2M x 36)
* 300-MHz clock for high bandwidth
* 4-Word burst for reducing address bus frequency
* Double Data Rate (DDR) interfaces
(data transferred at 600 MHz) @ 300 MHz
* Two input clo.
Image gallery
Download