Datasheet4U Logo Datasheet4U.com

EBE11UD8AGFA - 1GB Unbuffered DDR2 SDRAM DIMM

General Description

The EBE11UD8AGFA is 128M words × 64 bits, 2 ranks DDR2 SDRAM unbuffered module, mounting 16 pieces of 512M bits DDR2 SDRAM sealed in FBGA (µBGA) package.

Read and write operations are performed at the cross points of the CK and the /CK.

Key Features

  • 240-pin socket type dual in line memory module (DIMM)  PCB height: 30.0mm  Lead pitch: 1.0mm  Lead-free (RoHS compliant).
  • Power supply: VDD = 1.8V± 0.1V.
  • Data rate: 667Mbps/533Mbps/400Mbps (max. ).
  • SSTL_18 compatible I/O.
  • Double-data-rate architecture: two data transfers per clock cycle.
  • Bi-directional, differential data strobe (DQS and /DQS) is transmitted/received with data, to be used in capturing data at the receiver.
  • DQS is e.

📥 Download Datasheet

Datasheet Details

Part number EBE11UD8AGFA
Manufacturer Elpida Memory
File Size 239.13 KB
Description 1GB Unbuffered DDR2 SDRAM DIMM
Datasheet download datasheet EBE11UD8AGFA Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer

Other Datasheets by Elpida Memory

Part Number Description
EBE11UD8AGSA 1GB DDR2 SDRAM SO-DIMM
EBE11UD8AGUA 1GB DDR2 SDRAM SO-DIMM
EBE11UD8AGWA 1GB Unbuffered DDR2 SDRAM DIMM
EBE11UD8ABDA 1GB DDR2 SDRAM SO-DIMM
EBE11UD8ABFA 1GB Unbuffered DDR2 SDRAM DIMM

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
DATA SHEET www.DataSheet4U.com 1GB Unbuffered DDR2 SDRAM DIMM EBE11UD8AGFA (128M words × 64 bits, 2 Ranks) Description The EBE11UD8AGFA is 128M words × 64 bits, 2 ranks DDR2 SDRAM unbuffered module, mounting 16 pieces of 512M bits DDR2 SDRAM sealed in FBGA (µBGA) package. Read and write operations are performed at the cross points of the CK and the /CK. This highspeed data transfer is realized by the 4 bits prefetchpipelined architecture. Data strobe (DQS and /DQS) both for read and write are available for high speed and reliable data bus design. By setting extended mode register, the on-chip Delay Locked Loop (DLL) can be set enable or disable. This module provides high density mounting without utilizing surface mount technology.