* JEDEC Standard VDD/VDDQ = 1.5V±0.075V
* All inputs and outputs are compatible with SSTL_15
interface. * Fully differential clock inputs (CK, /CK) operation..
This website uses cookies or similar technologies, to enhance your browsing experience and provide personalized recommendations. By continuing to use our website, you agree to our Privacy Policy
Download