4017 - Decade Counter/Divider

Datasheet Summary

Description

The CD4017BC is a 5-stage divide-by-10 Johnson counter with 10 decoded outputs and a carry out bit.

The CD4022BC is a 4-stage divide-by-8 Johnson counter with 8 decoded outputs and a carry-out bit.

These counters are cleared to their zero count by a logical “1” on their reset line.

Features

s Wide supply voltage range: 3.0V to 15V s High noise immunity: 0.45 VDD (typ. ) s Low power Fan out of 2 driving 74L TTL compatibility: or 1 driving 74LS s Medium speed operation: 5.0 MHz (typ. ) with 10V VDD s Low power: 10 µW (typ. ) s Fully static operation.

Fairchild

📥 Download Datasheet

Datasheet Details

Part number	4017
Manufacturer	Fairchild
File Size	75.19 KB
Description	Decade Counter/Divider
Datasheet	4017 Datasheet
Additional preview pages of the 4017 datasheet.

📁 Similar Datasheet

40174BT - HFT40174BT (NXP)
40106 - CD40106B (ETC)
40106BP - CD40106BP (ETC)
40107BE - HCF40107BE (ST Microelectronics)
40110BE - HCF40110BE (ST Microelectronics)
4011B - Quadruple 2-input NAND gate (NXP)
4014BT - HEF4014B (NXP)
40160-03-100B - 2.50mm (.098) Pitch Round Conductor Flat Cable (Molex Electronics)
40160-11-100B - 2.50mm (.098) Pitch Round Conductor Flat Cable (Molex Electronics)
4016BC - Quad Bilateral Switch (Fairchild Semiconductor)

Other Datasheets by Fairchild

4011 - Quad 2-Input NAND Gate
4013 - Dual D-Type Flip-Flop

Full PDF Text Transcription

Click to expand full text

CD4017BC • CD4022BC Decade Counter/Divider with 10 Decoded Outputs • Divide-by-8 Counter/Divider with 8 Decoded Outputs October 1987 Revised January 2004 CD4017BC • CD4022BC Decade Counter/Divider with 10 Decoded Outputs • Divide-by-8 Counter/Divider with 8 Decoded Outputs General Description The CD4017BC is a 5-stage divide-by-10 Johnson counter with 10 decoded outputs and a carry out bit. The CD4022BC is a 4-stage divide-by-8 Johnson counter with 8 decoded outputs and a carry-out bit. These counters are cleared to their zero count by a logical “1” on their reset line. These counters are advanced on the positive edge of the clock signal when the clock enable signal is in the logical “0” state.

Published: Jun 28, 2005 |