Datasheet4U Logo Datasheet4U.com

74VHC125 - Quad Buffer

General Description

The VHC125 contains four independent non-inverting buffers with 3-STATE outputs.

It is an advanced highspeed CMOS device fabricated with silicon gate CMOS technology and achieves the high-speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.

Key Features

  • High Speed: tPD = 3.8ns (Typ. ) at VCC = 5V.
  • Lower power dissipation: ICC = 4 µA (Max. ) at TA = 25°C.
  • High noise immunity: VNIH = VNIL = 28% VCC (Min. ).
  • Power down protection is provided on all inputs.
  • Low noise: VOLP = 0.8V (Max. ).
  • Pin and function compatible with 74HC125 General.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74VHC125 QUAD BUS BUFFERS STMicroelectronics
74VHC125 Quad buffer/line driver NXP
74VHC125 Quad buffer/line driver nexperia
74VHC126 QUAD BUS BUFFERS STMicroelectronics
74VHC126 Quad buffer/line driver NXP

Other Datasheets by Fairchild (onsemi)

Part Number Description
74VHC123A Dual Retriggerable Monostable Multivibrator
74VHC112 Dual J-K Flip-Flops
74VHC132 Quad 2-Input NAND Schmitt Trigger
74VHC138 3-to-8 Decoder/Demultiplexer
74VHC139 Dual 2-to-4 Decoder/Demultiplexer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74VHC125 — Quad Buffer with 3-STATE Outputs 74VHC125 Quad Buffer with 3-STATE Outputs December 2007 Features ■ High Speed: tPD = 3.8ns (Typ.) at VCC = 5V ■ Lower power dissipation: ICC = 4 µA (Max.) at TA = 25°C ■ High noise immunity: VNIH = VNIL = 28% VCC (Min.) ■ Power down protection is provided on all inputs ■ Low noise: VOLP = 0.8V (Max.) ■ Pin and function compatible with 74HC125 General Description The VHC125 contains four independent non-inverting buffers with 3-STATE outputs. It is an advanced highspeed CMOS device fabricated with silicon gate CMOS technology and achieves the high-speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.