Datasheet4U Logo Datasheet4U.com

MC100ES60T22 - 3.3 V Dual LVTTL/LVCMOS to Differential LVPECL Translator

Description

Figure 1.

© Freescale Semiconductor, Inc., 2005.

All rights reserved.

Features

  • 280 ps typical propagation delay 100 ps max output-to-output skew LVPECL operating range: VCC = 3.135 V to 3.8 V 8-lead SOIC and 8-lead TSSOP packages Ambient temperature range.
  • 40°C to +85°C MC100ES60T22 D SUFFIX 8-LEAD SOIC.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MC100ES6011 2.5V / 3.3V ECL 1:2 Differential Fanout Buffer Motorola
MC100ES6056 ECL/LVPECL/LVDS Dual Differential 2:1 Multiplexer Renesas
MC100ES6056 ECL/LVPECL/LVDS DUAL DIFFERENTIAL 2:1 MULTIPLEXER Integrated Device Technology
MC100ES6111 LOW VOLTAGE 2.5/3.3V DIFFIERENTIAL ECL / PECL/ HSTL FANOUT BUFFER Motorola
MC100ES6130 2.5/3.3V 1:4 PECL Clock Driver Motorola

Other Datasheets by Freescale Semiconductor (now NXP Semiconductors)

Part Number Description
MC100ES6014 2.5 V/3.3 V 1:5 Differential ECL/PECL/HSTL/LVDS Clock Driver
MC100ES6017 3.3V ECL/PECL Quad Differential Receiver
MC100ES6039 3.3V ECL/PECL/HSTL/LVDS Generation Chip
MC100ES6056 2.5 V/3.3 V ECL/PECL/LVDS Dual Differential 2:1 Multiplexer
MC100ES6139 Clock Generation Chip

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Freescale Semiconductor Technical Data MC100ES60T22 Rev 2, 2/2005 www.DataSheet4U.com 3.3 V Dual LVTTL/LVCMOS to Differential LVPECL Translator The MC100ES60T22 is a low skew dual LVTTL/LVCMOS to differential LVPECL translator. The low voltage PECL levels, small package, and dual gate design are ideal for clock translation applications. Features • • • • • 280 ps typical propagation delay 100 ps max output-to-output skew LVPECL operating range: VCC = 3.135 V to 3.
Published: |