Download MB81C79B Datasheet PDF
MB81C79B page 2
Page 2
MB81C79B page 3
Page 3

MB81C79B Description

The 9-bit organization of this device is desirable for use in a parity checkfunction. This device also has two fast cOlumn addresses, making it very suitable to use as cache buffers. To make power dissipation lower, peripheral circuits use CMOS technology, and to obtain smaller chip size, cells use NMOS transistors and resistors.