900,000+ datasheet pdf search and download

Datasheet4U offers most rated semiconductors data sheet pdf






GSI Technology

GS82583ED18GK Datasheet Preview

GS82583ED18GK Datasheet

288Mb SigmaQuad-IIIe Burst of 4 SRAM

No Preview Available !

GS82583ED18/36GK-675/625/550/500
260-Pin BGA
Commercial Temp
Industrial Temp
288Mb SigmaQuad-IIIe™
Burst of 4 SRAM
Up to 675 MHz
1.3V VDD
1.2V, 1.3V, or 1.5V VDDQ
Features
• 8Mb x 36 and 16Mb x 18 organizations available
• 675 MHz maximum operating frequency
• 675 MT/s peak transaction rate (in millions per second)
• 97 Gb/s peak data bandwidth (in x36 devices)
• Separate I/O DDR Data Buses
• Non-multiplexed SDR Address Bus
• One operation - Read or Write - per clock cycle
• Burst of 4 Read and Write operations
• 3 cycle Read Latency
• 1.3V nominal core voltage
• 1.2V, 1.3V, or 1.5V HSTL I/O interface
• Configurable ODT (on-die termination)
• ZQ pin for programmable driver impedance
• ZT pin for programmable ODT impedance
• IEEE 1149.1 JTAG-compliant Boundary Scan
• 260-pin, 14 mm x 22 mm, 1 mm ball pitch, 6/6 RoHS-
compliant BGA package
SigmaQuad-IIIeFamily Overview
SigmaQuad-IIIe SRAMs are the Separate I/O half of the
SigmaQuad-IIIe/SigmaDDR-IIIe family of high performance
SRAMs. Although very similar to GSI's second generation of
networking SRAMs (the SigmaQuad-II/SigmaDDR-II family),
these third generation devices offer several new features that
help enable significantly higher performance.
Clocking and Addressing Schemes
The GS82583ED18/36GK SigmaQuad-IIIe SRAMs are
synchronous devices. They employ three pairs of positive and
negative input clocks; one pair of master clocks, CK and CK,
and two pairs of write data clocks, KD[1:0] and KD[1:0]. All
six input clocks are single-ended; that is, each is received by a
dedicated input buffer.
CK and CK are used to latch address and control inputs, and to
control all output timing. KD[1:0] and KD[1:0] are used solely
to latch data inputs.
Each internal read and write operation in a SigmaQuad-IIIe B4
SRAM is four times wider than the device I/O bus. An input
data bus de-multiplexer is used to accumulate incoming data
before it is simultaneously written to the memory array. An
output data multiplexer is used to capture the data produced
from a single memory array read and then route it to the
appropriate output drivers as needed. Therefore, the address
field of a SigmaQuad-IIIe B4 SRAM is always two address
pins less than the advertised index depth (e.g. the 16M x 18 has
4M addressable index).
Speed Grade
-675
-625
-550
-500
Parameter Synopsis
Max Operating Frequency
675 MHz
625 MHz
550 MHz
500 MHz
Read Latency
3 cycles
3 cycles
3 cycles
3 cycles
Rev: 1.05 8/2016
1/26
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
VDD
1.25V to 1.35V
1.25V to 1.35V
1.25V to 1.35V
1.25V to 1.35V
© 2014, GSI Technology




GSI Technology

GS82583ED18GK Datasheet Preview

GS82583ED18GK Datasheet

288Mb SigmaQuad-IIIe Burst of 4 SRAM

No Preview Available !

GS82583ED18/36GK-675/625/550/500
16M x 18 Pinout (Top View)
1 2 3 4 5 6 7 8 9 10 11 12 13
A
VDD
VDDQ
VDD
VDDQ
NC
(RSVD)
MCH
(CFG)
MCL
ZQ
PZT1 VDDQ VDD VDDQ VDD
B
VSS NUO VSS
NUI
MVQ
MCH
(B4M)
NC
(RSVD)
MCH
(SIOM)
PZT0
D0
VSS Q0
VSS
C Q17 VDDQ D17 VDDQ VSS SA VDD SA VSS VDDQ NUI VDDQ NUO
D
VSS NUO VSS
NUI
SA VDDQ SA VDDQ SA
D1
VSS
Q1
VSS
E Q16 VDDQ D16 VDD VSS SA VSS SA VSS VDD NUI VDDQ NUO
F VSS NUO VSS NUI SA VDD VDDQ VDD SA D2 VSS Q2 VSS
G Q15 NUO D15 NUI VSS SA MZT1 SA VSS D3 NUI Q3 NUO
H Q14 VDDQ D14 VDDQ SA VDDQ W VDDQ SA VDDQ NUI VDDQ NUO
J VSS NUO VSS NUI VSS SA VSS SA VSS D4 VSS Q4 VSS
K CQ1 VDDQ VREF VDD KD1 VDD CK VDD KD0 VDD VREF VDDQ CQ0
L CQ1 VSS QVLD1 Vss KD1 VDDQ CK VDDQ KD0 VSS QVLD0 VSS CQ0
M VSS Q13 VSS D13 VSS SA VSS SA VSS NUI VSS NUO VSS
N NUO VDDQ NUI VDDQ DLL VDDQ R VDDQ MCH VDDQ D5 VDDQ Q5
P NUO Q12 NUI D12 VSS SA MZT0 SA VSS NUI D6 NUO Q6
R VSS Q11 VSS D11 MCH VDD VDDQ VDD RST NUI VSS NUO VSS
T NUO VDDQ NUI VDD VSS SA VSS SA VSS VDD D7 VDDQ Q7
U
VSS
Q10
VSS
D10
NC
(576 Mb)
VDDQ
NC
(RSVD)
VDDQ
NC
(1152 Mb)
NUI
VSS NUO
VSS
V
NUO VDDQ NUI VDDQ VSS
SA
(x18)
VDD
NUI
(B2)
VSS VDDQ D8 VDDQ Q8
W
VSS
Q9
VSS
D9
TCK
MCL
NC
(RSVD)
MCL
TMS
NUI
VSS
NUO
VSS
Y
VDD VDDQ VDD VDDQ TDO
ZT
NC
(RSVD)
MCL
TDI
VDDQ VDD VDDQ VDD
Notes:
1. Pins 6W, 7A, 8W, and 8Y must be tied Low in this device.
2. Pins 5R and 9N must be tied High in this device.
3. Pin 6A is defined as mode pin CFG in the pinout standard. It must be tied High in this device to select x18 configuration.
4. Pin 8B is defined as mode pin SIOM in the pinout standard. It must be tied High in this device to select Separate I/O configuration.
5. Pin 6B is defined as mode pin B4M in the pinout standard. It must be tied High in this device to select Burst-of-4 configuration.
6. Pin 6V is defined as address pin SA for x18 devices. It is used in this device.
7. Pin 8V is defined as address pin SA for B2 devices. It is unused in this device, and must be left unconnected or driven Low.
8. Pin 5U is reserved as address pin SA for 576 Mb devices. It is a true no connect in this device.
9. Pin 9U is reserved as address pin SA for 1152 Mb devices. It is a true no connect in this device.
Rev: 1.05 8/2016
2/26
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
© 2014, GSI Technology


Part Number GS82583ED18GK
Description 288Mb SigmaQuad-IIIe Burst of 4 SRAM
Maker GSI Technology
Total Page 26 Pages
PDF Download

GS82583ED18GK Datasheet PDF

View PDF for Mobile








Similar Datasheet

1 GS82583ED18GK 288Mb SigmaQuad-IIIe Burst of 4 SRAM
GSI Technology





Part Number Start With

0    1    2    3    4    5    6    7    8    9    A    B    C    D    E    F    G    H    I    J    K    L    M    N    O    P    Q    R    S    T    U    V    W    X    Y    Z

Site map

Webmaste! click here

Contact us

Buy Components

Privacy Policy