Datasheet4U Logo Datasheet4U.com

74HC131 - 3-to-8-line Decoder/Demultiplexer

General Description

The HD74HC131 is 3-to-8 linedecoder.

It has Address select inputs (A,B,C) and D type register.

Address select data store to D type registers, during the positive going transition of the clock pulse.

Key Features

  • High Speed Operation: tpd (CLK to Y) = 20 ns typ (CL = 50 pF).
  • High Output Current: Fanout of 10 LSTTL Loads.
  • Wide Operating Voltage: VCC = 2 V to 6 V.
  • Low Input Current: 1 µA max.
  • Low Quiescent Supply Current: ICC (static) = 4 µA max (Ta = 25°C) HD74HC131 Function Table Inputs Enable Select Outputs CLK G1 G2 C B A Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7 XX H X X X H H H H H H H H XL X X X X H H H H H H H H H L L L L L H H HH H HH H L L L H HL H HH H.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74HC132 Quadruple 2-Input NAND Gates Texas Instruments
74HC132 Quad 2-input NAND Schmitt trigger NXP
74HC132 Quad 2-input NAND Schmitt trigger nexperia
74HC132-Q100 Quad 2-input NAND Schmitt trigger nexperia
74HC132D Quad 2-Input Schmitt NAND Gate Toshiba

Other Datasheets by Hitachi Semiconductor (now Renesas)

Part Number Description
74HC180 8-bit Odd/Even Parity Generator/Checker
74HC95 4-bit Parallel Access Shift Register

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
HD74HC131 3-to-8-line Decoder/Demultiplexer with Edge-Triggered Address Registers Description The HD74HC131 is 3-to-8 linedecoder. It has Address select inputs (A,B,C) and D type register. Address select data store to D type registers, during the positive going transition of the clock pulse. Output control (G 1, G2) are independent of select input and CLK input, and when G1 is low or G2 = High, all outputs is high.