Datasheet Details
| Part number | 74LS112 |
|---|---|
| Manufacturer | Hitachi Semiconductor (now Renesas) |
| File Size | 76.76 KB |
| Description | Dual J-K Negative-edge-triggered Flip-Flops |
| Download | 74LS112 Download (PDF) |
|
|
Overview: 19.20 20.00 Max 16 9 7.40 Max 6.30 Unit: mm 1 1.3 1.11 Max 8 0.51 Min 2.54 Min 5.06 Max 7.62 2.54 ± 0.25 0.48 ± 0.10 0.25 – 0.05 0° – 15° Hitachi Code JEDEC EIAJ Weight (reference value) + 0.
| Part number | 74LS112 |
|---|---|
| Manufacturer | Hitachi Semiconductor (now Renesas) |
| File Size | 76.76 KB |
| Description | Dual J-K Negative-edge-triggered Flip-Flops |
| Download | 74LS112 Download (PDF) |
|
|
|
| Brand Logo | Part Number | Description | Manufacturer |
|---|---|---|---|
 |
74LS112A | DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP | Motorola |
 |
74LS112A | Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop | Fairchild Semiconductor |
| Part Number | Description |
|---|---|
| 74LS12 | Dual Retriggerable Monostable Multivibrators |
| 74LS121 | Dual Retriggerable Monostable Multivibrators |
| 74LS122 | Retriggerable Monostable Multivibrators |
| 74LS125 | Quadriple Bus Buffer Gates |
| 74LS126 | Quadruple Bus Buffer Gates |
| 74LS132 | Quadruple 2-input Positive NAND Schmitt-triggers |
| 74LS136 | Quadruple 2-input Exclusive-OR Gates |
| 74LS139 | Dual 2-line-to-4-line Decoders/Demultiplexers |
| 74LS14 | Hex Schmitt Trigger Inverters |
| 74LS145 | BCD-to-Decimal Decoders/Drivers |