HD74HC174 clear) equivalent, hex d-type flip-flops (with clear).
*
*
*
*
* High Speed Operation: tpd (Clock to Q) = 15 ns typ (CL = 50 pF) High Output Current: Fanout of 10 LSTTL Loads Wide Operating Voltage: VCC = .
This device contains 6 master-slave flip-flops with a common clock and common clear. Data on the D input having the specified setup and hold times is transferred to the Q output on the low to high transition of the clock input. The clear input when l.
Image gallery
TAGS
Download (Size : 51.65KB)