Datasheet4U Logo Datasheet4U.com

HY5MS7B2BLF, HY5MS7B2BLFP Datasheet - Hynix

HY5MS7B2BLF Mobile DDR SDRAM 512M

and figures Updated Status Register Rearranged pages to be more systematic Corrected editorial errors in descriptions and figures Corrected AC Input High/Low Level Voltage (VIH / VIL = 0.8 *VDDQ / 0.2 *VDDQ) - Updated IDD6 current - Updated tWTR in LPDDR333 - Reorganized and updated AC and DC.

HY5MS7B2BLF Features

* SUMMARY

* Mobile DDR SDRAM - Double data rate architecture: two data transfer per clock cycle

* Mobile DDR SDRAM INTERFACE - x32 bus width: HY5MS7B2BLFP www.DataSheet4U.com

* MODE RERISTER SET, EXTENDED MODE REGISTER SET and STATUS REGISTER READ - Keep to the JEDEC Standard regulation (

HY5MS7B2BLFP_Hynix.pdf

This datasheet PDF includes multiple part numbers: HY5MS7B2BLF, HY5MS7B2BLFP. Please refer to the document for exact specifications by model.
HY5MS7B2BLF Datasheet Preview Page 2 HY5MS7B2BLF Datasheet Preview Page 3

Datasheet Details

Part number:

HY5MS7B2BLF, HY5MS7B2BLFP

Manufacturer:

Hynix

File Size:

1.56 MB

Description:

Mobile ddr sdram 512m.

Note:

This datasheet PDF includes multiple part numbers: HY5MS7B2BLF, HY5MS7B2BLFP.
Please refer to the document for exact specifications by model.

📁 Related Datasheet

HY5MS7B2BLFP Mobile DDR SDRAM (Hynix)

HY5-P Current Transducers HY 5 to 25-P (LEM)

HY50-P Current Transducer HY 50-P (LEM)

HY5002 1-chip composed of high-current totem pole (HAWYANG)

HY5012A N-Channel Enhancement Mode MOSFET (HOOYI)

HY5012W N-Channel Enhancement Mode MOSFET (HOOYI)

HY50P Current Transducers/ HY 50-P/SP1 (LEM)

HY5100 2 Input / 3 Output Digital Delay Line (Hytek)

TAGS

HY5MS7B2BLF HY5MS7B2BLFP Mobile DDR SDRAM 512M Hynix

HY5MS7B2BLF Distributor