Datasheet Summary
..
HY57V643220D(L/S)T(P) Series 4Banks x 512K x 32bits Synchronous DRAM Document Title
4Bank x 512K x 32bits Synchronous DRAM
Revision History
Revision No. 0.1 0.2 0.3 0.4 Initial Draft Removed Preliminary
1. Updated Output Load Capacitance for Access Time Measurement CL = 30pF in AC OPERATING TEST CONDITION 2. Updated the tolerance zone of the leads and the description of the package type in PACKAGE DIMENSION 1.Corrected : Lead range tolerance (Page : 13)
History
Draft Date May. 2004 July 2004 Sep. 2004 Sep. 2005
Remark Preliminary
.
DataShee
This document is a general product description and is subject to change without notice. Hynix does not assume...