HY62256ALJ-I Datasheet PDF - Hynix Semiconductor 32Kx8bit CMOS SRAM Specs

HY62256ALJ-I - 32Kx8bit CMOS SRAM

Datasheet Summary

Features

The Fully static operation and HY62256A/HY62256A-I Tri-state outputs is a high-speed, low TTL compatible inputs power and 32,786 x 8-bits and outputs CMOS Static Random Low power consumption Access Memory -2.0V(min. ) data fabricated using retention Hyundai's high Standard pin performance CMOS configuration process technology. The -28 pin 600 mil PDIP HY62256A/HY62256A-I -28 pin 330 mil SOP has a data retention mode -28 pin 8x13.4 mm that guarantees data to TSOP-1 remain valid at the (standard an.

Datasheet Details

Part number	HY62256ALJ-I
Manufacturer	Hynix Semiconductor
File Size	820.65 KB
Description	32Kx8bit CMOS SRAM
Datasheet	HY62256ALJ-I Datasheet
Additional preview pages of the HY62256ALJ-I datasheet.

📁 Similar Datasheet

HY62256ALP - 32K x 8-Bit CMOS SRAM (Hyundai)

HY62256A - 32K x 8-Bit CMOS SRAM (Hyundai)

HY62256A-I - 32Kx8bit CMOS SRAM (Hyundai)

HY62256Axx - 32K x 8-Bit CMOS SRAM (Hyundai)

HY6210 - 200mA High Speed Laser Diode Driver (Hytek Microsystems)

HY6264A - Ic-64k CMOS SRAM (Hyundai)

HY62LF16804A - 512Kx16bit full CMOS SRAM (Hynix)

Full PDF Text Transcription

Click to expand full text

Data Sheet-sram/62256ald1 http://www.hea.com/hean2/sram/62256ald1.htm HY62256A-(I) Series 32Kx8bit CMOS SRAM Description Features The Fully static operation and HY62256A/HY62256A-I Tri-state outputs is a high-speed, low TTL compatible inputs power and 32,786 x 8-bits and outputs CMOS Static Random Low power consumption Access Memory -2.0V(min.) data fabricated using retention Hyundai's high Standard pin performance CMOS configuration process technology. The -28 pin 600 mil PDIP HY62256A/HY62256A-I -28 pin 330 mil SOP has a data retention mode -28 pin 8x13.4 mm that guarantees data to TSOP-1 remain valid at the (standard and reversed) minimum power supply voltage of 2.0 volt. Using the CMOS technology, supply voltages from 2.0 to 5.

Published: Apr 2, 2005 |