Datasheet4U Logo Datasheet4U.com

HY67V161610D - 2 Banks x 512K x 16 Bit Synchronous DRAM

Description

and is subject to change without notice.

Hyundai Electronics does not assume any responsibility for use of circuits described.

No patent licenses are implied Rev.

Features

  • Single 3.0V to 3.6V power supply Note1).
  • Auto refresh and self refresh 4096 refresh cycles / 64ms Programmable Burst Length and Burst Type - 1, 2, 4, 8 and Full Page for Sequence Burst All device pins are compatible with LVTTL interface JEDEC standard 400mil 50pin TSOP-II with 0.8mm of pin pitch.
  • All inputs and outputs referenced to positive edge of system clock - 1, 2, 4 and 8 for Interleave Burst.
  • Programmable C.

📥 Download Datasheet

Datasheet Details

Part number HY67V161610D
Manufacturer SK Hynix
File Size 101.43 KB
Description 2 Banks x 512K x 16 Bit Synchronous DRAM
Datasheet download datasheet HY67V161610D Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HY601680 10/100BASE-T Single-Port Transformers HanRun
HY604814 10/100BASE-T Dual-Port Magnetic HanRun
HY6116 2048 x 8 Bit CMOS Static RAM Hynix
HY6116A 2048 x 8 Bit CMOS Static SRAM Hynix
HY6210 200mA High Speed Laser Diode Driver Hytek Microsystems

Other Datasheets by SK Hynix

Part Number Description
HY62256A 32Kx8bit CMOS SRAM
HY62256A 32K x 8-Bit CMOS SRAM
HY62256AJ 32Kx8bit CMOS SRAM
HY62256AJ-I 32Kx8bit CMOS SRAM
HY62256ALJ 32Kx8bit CMOS SRAM

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
www.DataSheet4U.com HY57V161610D 2 Banks x 512K x 16 Bit Synchronous DRAM D E S C R IP T IO N THE Hyundai HY57V161610D is a 16,777,216-bits CMOS Synchronous DRAM, ideally suited for the main memory and graphic applications which require large memory density and high bandwidth. HY57V161610D is organized as 2banks of 524,288x16. HY57V161610D is offering fully synchronous operation referenced to a positive edge clock. All inputs and outputs are synchronized with the rising edge of the clock input. The data paths are internally pipelined to achieve very high bandwidth. All input and output voltage levels are compatible with LVTTL.
Published: |