8T74S208 buffer equivalent, 2.5v differential lvds clock divider and fanout buffer.
* One differential input reference clock
* Differential pair can accept the following differential input
levels: LVDS, LVPECL, CML
* Integrated input termina.
demanding well-defined performance and repeatability. The integrated input termination resistors make interfacing to the.
Image gallery
Download