Datasheet4U Logo Datasheet4U.com

ICS854S01I - 2:1 Differential-to-LVDS Multiplexer

Description

The ICS854S01I is a high performance 2:1 Differential-to-LVDS Multiplexer.

The ICS854S01I can also perform differential translation because the differential inputs accept LVPECL, LVDS or CML levels.

Features

  • 2:1 LVDS MUX.
  • One LVDS output pair.
  • Two differential clock inputs can accept: LVPECL, LVDS, CML.
  • Maximum input/output frequency: 2.5GHz.
  • Translates LVCMOS/LVTTL input signals to LVDS levels by using a resistor bias network on nPCLK0, nPCLK1.
  • RMS additive phase jitter: 0.06ps (typical).
  • Propagation delay: 600ps (maximum).
  • Part-to-part skew: 350ps (maximum).
  • Full 3.3V supply mode.
  • -40°C to 85°C ambient opera.

📥 Download Datasheet

Datasheet preview – ICS854S01I

Datasheet Details

Part number ICS854S01I
Manufacturer IDT
File Size 288.38 KB
Description 2:1 Differential-to-LVDS Multiplexer
Datasheet download datasheet ICS854S01I Datasheet
Additional preview pages of the ICS854S01I datasheet.

📁 Similar Datasheet

  • ICS854S01I - 2:1 Differential-to-LVDS Multiplexer (Renesas)
  • ICS854S013 - 1-TO-3 DIFFERENTIAL-TO-LVDS FANOUT BUFFER (Integrated Device Technology)
  • ICS854S054I - 4:1 Differential-to-LVDS Clock Multiplexer (Renesas)
  • ICS854S054I - 4:1 Differential-to-LVDS Clock Multiplexer (Integrated Device Technology)
  • ICS854S057BI - 4:1 or 2:1 LVDS Clock Multiplexer (Integrated Device Technology)
  • ICS854S058I - 8:1 Differential-to-LVDS Clock Multiplexer (Renesas)
  • ICS854S058I - 8:1 Differential-to-LVDS Clock Multiplexer (Integrated Device Technology)
  • ICS854S202I-01 - Differential-To-LVDS Multiplexer (Renesas)
  • ICS854S204I - LVPECL FANOUT BUFFER (Integrated Device Technology)
  • ICS854S296I-33 - LVDS Programmable Delay-Line (Renesas)
Other Datasheets by IDT

Full PDF Text Transcription

Click to expand full text
2:1 Differential-to-LVDS Multiplexer ICS854S01I DATASHEET General Description The ICS854S01I is a high performance 2:1 Differential-to-LVDS Multiplexer. The ICS854S01I can also perform differential translation because the differential inputs accept LVPECL, LVDS or CML levels. The ICS854S01I is packaged in a small 3mm x 3mm 16 VFQFN package, making it ideal for use on space constrained boards. Features • 2:1 LVDS MUX • One LVDS output pair • Two differential clock inputs can accept: LVPECL, LVDS, CML • Maximum input/output frequency: 2.5GHz • Translates LVCMOS/LVTTL input signals to LVDS levels by using a resistor bias network on nPCLK0, nPCLK1 • RMS additive phase jitter: 0.06ps (typical) • Propagation delay: 600ps (maximum) • Part-to-part skew: 350ps (maximum) • Full 3.
Published: |