Datasheet Details
- Part number
- ICS854S058I
- Manufacturer
- Integrated Device Technology
- File Size
- 386.99 KB
- Datasheet
- ICS854S058I-IntegratedDeviceTechnology.pdf
- Description
- 8:1 Differential-to-LVDS Clock Multiplexer
ICS854S058I Description
8:1 Differential-to-LVDS Clock Multiplexer ICS854S058I DATASHEET General .
The ICS854S058I is an 8:1 Differential-to-LVDS Clock Multiplexer which can operate up to 2.
ICS854S058I Features
* High speed 8:1 differential multiplexer
* One differential LVDS output pair
* Eight selectable differential PCLK, nPCLK input pairs
* PCLKx, nPCLKx pairs can accept the following differential
input levels: LVPECL, LVDS, SSTL, CML
* Maximum output frequency:
ICS854S058I Applications
* Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a ratio
of the power in the 1Hz band to the power in the fundamental. When the requi
📁 Related Datasheet
📌 All Tags