ICS8543I - Differential-to-LVDS Fanout Buffer

Integrated Device Technology

Datasheet Details

Part number	ICS8543I
Manufacturer	Integrated Device Technology
File Size	209.47 KB
Description	Differential-to-LVDS Fanout Buffer
Datasheet	ICS8543I-IntegratedDeviceTechnology.pdf

The ICS8543I is a low skew, high performance 1-to-4 Differential-to-LVDS Clock Fanout Buffer.

Four differential LVDS output pairs.
Selectable differential CLK/nCLK or LVPECL clock inputs.
CLK/nCLK pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, SSTL, HCSL.
PCLK/nPCLK pair can accept the following differential input levels: LVPECL, CML, SSTL.
Maximum output frequency: 650MHz.
Translates any single-ended input signals to LVDS levels with resistor bias on nCLK input.
Additive phase Jitter, RMS: 0.

📁 ICS8543I Similar Datasheet

ICS8543 - Differential-to-LVDS Fanout Buffer (Renesas)
ICS85401 - 2:1 DIFFERENTIAL-TO-LVDS MULTIPLEXER (Integrated Circuit Systems)
ICS854054 - 4:1 DIFFERENTIAL-TO-LVDS CLOCK MULTIPLEXER (Integrated Circuit Systems)
ICS854057 - 4:1 OR 2:1 LVDS CLOCK MULTIPLEXER (Integrated Circuit Systems)
ICS854058AG - DIFFERENTIAL-TO-LVDS CLOCK MULTIPLEXER (Integrated Circuit Systems)
ICS85408 - TO-8 DIFFERENTIAL-TO-LVDS CLOCK DISTRIBUTION CHIP (Integrated Circuit Systems)
ICS854104 - Differential-to-LVDS Fanout Buffer (Renesas)
ICS85411 - 1-TO-2 DIFFERENTIAL-TO-LVDS FANOUT BUFFER (Integrated Circuit Systems)

Other Datasheets by Integrated Device Technology

Published: Jan 27, 2016 |