ICS854104 - Differential-to-LVDS Fanout Buffer

Product Overview

Renesas

Part number	ICS854104
Manufacturer	Renesas
File Size	713.74 KB
Description	Differential-to-LVDS Fanout Buffer
Datasheet	ICS854104 Datasheet
Additional preview pages of the ICS854104 datasheet.

The ICS854104 is a low skew, high performance 1-to-4 Differential-to-LVDS Clock Fanout Buffer.

Four differential LVDS output pairs.
One differential clock input pair.
CLK/nCLK can accept the following differential input levels: LVPECL, LVDS, LVHSTL, HCSL, SSTL.
Each output has an individual OE control.
Maximum output frequency: 700MHz.
Translates differential input signals to LVDS levels.
Additive phase jitter, RMS: 0.232ps (typical).
Output skew: 50ps (maximum).
Part-to-part skew: 350ps (maximum).

📁 Similar Datasheet

ICS85411 - 1-TO-2 DIFFERENTIAL-TO-LVDS FANOUT BUFFER (Integrated Circuit Systems)
ICS85411I - 1-TO-2 DIFFERENTIAL-TO-LVDS FANOUT BUFFER (Integrated Device Technology)
ICS85401 - 2:1 DIFFERENTIAL-TO-LVDS MULTIPLEXER (Integrated Circuit Systems)
ICS854054 - 4:1 DIFFERENTIAL-TO-LVDS CLOCK MULTIPLEXER (Integrated Circuit Systems)
ICS854057 - 4:1 OR 2:1 LVDS CLOCK MULTIPLEXER (Integrated Circuit Systems)
ICS854058AG - DIFFERENTIAL-TO-LVDS CLOCK MULTIPLEXER (Integrated Circuit Systems)
ICS85408 - TO-8 DIFFERENTIAL-TO-LVDS CLOCK DISTRIBUTION CHIP (Integrated Circuit Systems)
ICS85454-01 - DUAL 2:1/1:2 DIFFERENTIAL-TO-LVDS MULTIPLEXER (Integrated Circuit Systems)

Other Datasheets by Renesas

Published: Aug 6, 2020 |