ICS854S204I Datasheet, Fanout Buffer, Integrated Device Technology

Lvpecl fanout buffer

📥 Download PDF (394.27 KB)

ICS854S204I Datasheet Preview Page 1 — Preview of ICS854S204I Datasheet

PDF File Details

Part number:

ICS854S204I

Manufacturer:

Integrated Device Technology

File Size:

394.27 KB

Download:

📄 Download the ICS854S204I Datasheet PDF

Description:

Lvpecl fanout buffer.
The ICS854S204I is a low skew, high performance IC S dual, programmable 1-to-2 Differential-to-LVDS, HiPerClockS™ LVPECL Fanout Buffer and a member of the HiPerClock S™ family of High Performance Cloc.

✔ ICS854S204I Features

Two programmable differential LVDS or LVPECL output banks
Two differential clock input pairs
PCLKx, nPCLKx pairs can accept the following differential input levels:

✔ ICS854S204I Application

demanding well defined performance and repeatability. FEATURES
Two programmable differential LVDS or LVPE

📁 Related Datasheet

ICS854S202I - Differential-to-LVDS Multiplexer (IDT)

ICS854S202I-01 - Differential-To-LVDS Multiplexer (Renesas)

ICS854S296I-33 - LVDS Programmable Delay-Line (Renesas)

ICS854S006I - Differential-to-LVDS Fanout Buffer (IDT)

ICS854S013 - 1-TO-3 DIFFERENTIAL-TO-LVDS FANOUT BUFFER (Integrated Device Technology)

ICS854S01I - 2:1 Differential-to-LVDS Multiplexer (Renesas)

ICS854S01I - 2:1 Differential-to-LVDS Multiplexer (IDT)

ICS854S054I - 4:1 Differential-to-LVDS Clock Multiplexer (Renesas)

TAGS

ICS854S204I LVPECL FANOUT BUFFER Integrated Device Technology