Datasheet4U Logo Datasheet4U.com

ICS2309 - 3.3 VOLT ZERO DELAY / LOW SKEW BUFFER

Description

The ICS2309 is a low phase noise, high-speed PLL based, low-skew zero delay buffer.

Based on ICS’ proprietary low jitter Phase Locked Loop (PLL) techniques, the device provides eight low skew outputs at speeds up to 133 MHz at 3.3 V.

Features

  • Clock outputs from 10 to 133 MHz Zero input-output delay Eight low skew (.

📥 Download Datasheet

Datasheet preview – ICS2309

Datasheet Details

Part number ICS2309
Manufacturer Integrated Circuit Systems
File Size 195.02 KB
Description 3.3 VOLT ZERO DELAY / LOW SKEW BUFFER
Datasheet download datasheet ICS2309 Datasheet
Additional preview pages of the ICS2309 datasheet.

📁 Similar Datasheet

  • ICS2304NZ-1 - LOW SKEW PCI/PCI-X BUFFER (Renesas)
  • ICS2008B - SMPTE Time Code Receiver/Generator (Renesas)
  • ICS22002I-01 - CRYSTAL-TOLVHSTL FREQUENCY SYNTHESIZER (IDT)
  • ICS2402 - MULTIPLIER AND ZERO DELAY BUFFER (IDT)
  • ICS2402 - MULTIPLIER AND ZERO DELAY BUFFER (Renesas)
  • ICS252 - FIELD PROGRAMMABLE DUAL OUTPUT SS VERSACLOCK SYNTHESIZER (Renesas)
  • ICS252BI09L - VCXO Jitter Attenuator & Synchronous Multiplier (Renesas)
  • ICS280 - Package Outline and Package Dimensions (ICSI)
  • ICS280 - SPREAD SPECTRUM CLOCK SYNTHESIZER (Renesas)
  • ICS290 - Triple PLL Field Prog. Spread Spectrum Clock Synthesizer (Integrated Device Technology)
Other Datasheets by Integrated Circuit Systems
  • ICS2305 - 3.3 VOLT ZERO DELAY / LOW SKEW BUFFER
  • ICS2002 - Wavedec Digital Audio Codec
  • ICS2008B - SMPTE Time Code Receiver/Generator
  • ICS2494 - Dual Video / Memory Clock Generator
  • ICS2494A - Dual Video / Memory Clock Generator
  • ICS2495 - Dual Video/Memory Clock Generator
  • ICS2509C - 3.3V Phase-Lock Loop Clock Driver
  • ICS2510C - 3.3V Phase-Lock Loop Clock Driver

Full PDF Text Transcription

Click to expand full text
ICS2309 3.3 VOLT ZERO DELAY, LOW SKEW BUFFER Description The ICS2309 is a low phase noise, high-speed PLL based, low-skew zero delay buffer. Based on ICS’ proprietary low jitter Phase Locked Loop (PLL) techniques, the device provides eight low skew outputs at speeds up to 133 MHz at 3.3 V. The outputs can be generated from the PLL (for zero delay), or directly from the input (for testing), and can be set to tri-state mode or to stop at a low level. The PLL feedback is on-chip and is obtained from the CLKOUT pad. The ICS2309 is available in two different versions. The ICS2309-1 is the base part. The ICS2309-1H is a high drive version with faster rise and fall times.
Published: |