3.3v low skew pll-based cmos clock driver.
*
*
*
*
* 0.5 MICRON CMOS Technology Guaranteed low skew 16 programmable frequency configurations 17 3-state outputs: ±24 mA FCT3932 ±8 mA FCT32932 O.
*
*
*
*
*
*
DESCRIPTION:
The FCT3932 uses phase-lock loop technology to lock the frequency and.
The FCT3932 uses phase-lock loop technology to lock the frequency and phase of the feedback to the input reference clock. It provides a large number of low skew outputs that are configurable in 16 different modes using the CNTRL 1-4 inputs. A dedica.
Image gallery
TAGS
Manufacturer
Related datasheet
Download (Size : 131.26KB)