QS5LV919133Q driver equivalent, 3.3v low skew cmos pll clock driver.
DESCRIPTION:
QS5LV919
*
*
*
*
*
*
*
*
*
*
*
*
*
3.3V operation JEDEC compatible LVTTL level outputs Clock inputs a.
to be customized for linear VCO operation over a wide range of input SYNC frequencies. The PLL can also be disabled by t.
Image gallery