Datasheet4U Logo Datasheet4U.com

LF2247 - Image Filter with Coefficient RAM

General Description

The LF2247 consists of an array of four 11 x 10-bit registered multipliers followed by a summer and a 25-bit accumulator.

Key Features

  • u 66 MHz Data Input and Computation Rate u Four 11 x 10-bit Multipliers with Individual Data and Coefficient Inputs and a 25-bit Accumulator u Four 32 x 11-bit Serially Loadable Coefficient Registers u Fractional or Integer Two’s Complement Operands u Package Styles Available:.
  • 84-pin PLCC, J-Lead.
  • 100-pin PQFP 1 2 3 4 5 6 LF2247 BLOCK.

📥 Download Datasheet

Datasheet Details

Part number LF2247
Manufacturer LOGIC Devices Incorporated
File Size 259.94 KB
Description Image Filter with Coefficient RAM
Datasheet download datasheet LF2247 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
LF221S 2W Single Output SMT DC/DC Converters micropowerdirect
LF222S 2W Single Output SMT DC/DC Converters micropowerdirect
LF2000A-NH 5 up to 100A/High attenuation Soshin
LF2000H-A DC Line 48VDC Soshin
LF2001H-A DC Line 48VDC Soshin

Other Datasheets by LOGIC Devices Incorporated

Part Number Description
LF2242 12/16-bit Half-Band Interpolating/ Decimating Digital Filter
LF2246 11 x 10-bit Image Filter
LF2249 12 x 12-bit Digital Mixer
LF2250 12 x 10-bit Matrix Multiplier
LF2272 Colorspace Converter/Corrector (3 x 12-bits)

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
LF2247 DEVICES INCORPORATED Image Filter with Coefficient RAM LF2247 DEVICES INCORPORATED Image Filter with Coefficient RAM DESCRIPTION The LF2247 consists of an array of four 11 x 10-bit registered multipliers followed by a summer and a 25-bit accumulator. The LF2247 provides a coefficient register file containing four 32 x 11-bit registers which are capable of storing 32 different sets of filter coefficients for the multiplier array. All multiplier data inputs are user accessible and can be updated every clock cycle with either fractional or integer two’s complement data. The pipelined architecture has fully registered input and output ports and an asynchronous three-state output enable control to simplify the design of complex systems.