LF3347 Datasheet PDF (High-Speed Image Filter with Coefficient RAM) | Download LOGIC Devices Incorporated LF3347

LF3347 - High-Speed Image Filter with Coefficient RAM

Description

The LF3347 consists of an array of four 12 x 12-bit registered multipliers followed by two summers and a 32-bit accumulator.

The LF3347 provides four 256 x 12-bit coefficient banks which are capable of storing 256 different sets of filter coefficients for the multiplier array.

Features

u 83 MHz Data Input and Computation Rate u Four 12 x 12-bit Multipliers with Individual Data and Coefficient Inputs u Four 256 x 12-bit Coefficient Banks u 32-bit Accumulator u Selectable 16-bit Data Output with User-Defined Rounding and Limiting u u u u Two’s Complement Operands 3.3 Volt Power Supply 5 Volt Tolerant I/O 120-pin PQFP LF3347 BLOCK.

Datasheet Details

Part number	LF3347
Manufacturer	LOGIC Devices Incorporated
File Size	80.99 KB
Description	High-Speed Image Filter with Coefficient RAM
Datasheet	LF3347 Datasheet

📁 Similar Datasheet

LF3311 - Horizontal - Vertical Digital Image Filter (LOGIC)

LF3312 - 12-Mbit Frame Buffer / FIFO (LOGIC Devices)

LF3321 - Horizontal Digital Image Filter (LOGIC Devices)

LF3324 - 24Mbit Frame Buffer/FIFO (LOGIC DEVICES)

LF33AB - Very low drop voltage regulator (STMicroelectronics)

LF33C - Very low drop voltage regulator (STMicroelectronics)

LF305-S - Current Transducer LF 305-S (LEM)

LF30AB - Very low drop voltage regulators (STMicroelectronics)

LF30C - Very low drop voltage regulators (STMicroelectronics)

LF30xRW - LF300RE Series / DC/DC Converters (MicroPower Direct)

Full PDF Text Transcription

Click to expand full text

LF3347 DEVICES INCORPORATED High-Speed Image Filter with Coefficient RAM LF3347 DEVICES INCORPORATED High-Speed Image Filter with Coefficient RAM DESCRIPTION The LF3347 consists of an array of four 12 x 12-bit registered multipliers followed by two summers and a 32-bit accumulator. The LF3347 provides four 256 x 12-bit coefficient banks which are capable of storing 256 different sets of filter coefficients for the multiplier array. All multiplier data inputs are user accessible and can be updated every clock cycle with two’s complement data. The pipelined architecture has fully registered input and output ports and an asynchronous three-state output enable control to simplify the design of complex systems.

Published: Mar 22, 2005 |