Datasheet4U Logo Datasheet4U.com

MAX3873 - Compact 2.5Gbps/2.7Gbps Clock-Recovery and Data-Retiming IC

Description

The MAX3873 is a compact, low-power 2.488Gbps/ 2.67Gbps clock-recovery and data-retiming IC for SDH/SONET applications.

The phase-locked loop (PLL) recovers a synchronous clock signal from the serial NRZ data input.

📥 Download Datasheet

Datasheet preview – MAX3873

Datasheet Details

Part number MAX3873
Manufacturer Maxim Integrated
File Size 787.07 KB
Description Compact 2.5Gbps/2.7Gbps Clock-Recovery and Data-Retiming IC
Datasheet download datasheet MAX3873 Datasheet
Additional preview pages of the MAX3873 datasheet.

📁 Similar Datasheet

  • MAX3873A - Low-Power / Compact 2.5Gbps/2.7Gbps Clock-Recovery and Data-Retiming IC (Maxim)
  • MAX3872 - Multirate Clock and Data Recovery (Maxim)
  • MAX3875 - 2.5Gbps / Low-Power / #.3V Clock Recovery and Data Retiming IC (Maxim)
  • MAX3875A - Clock Recovery and Data Retiming IC (Maxim Integrated Products)
  • MAX3876 - 2.5Gbps / Low-Power / +3.3V Clock Recovery and Data Retiming IC (Maxim)
  • MAX3877 - Clock and Data Retiming ICs (Maxim)
  • MAX3800 - 3.2Gbps Adaptive Equalizer and Cable Driver (Maxim)
  • MAX3802 - 3.2Gbps Quad Adaptive Cable Equalizer (Maxim)
  • MAX3803 - DC-Coupled / UCSP 3.125Gbps Equalizer (Maxim)
  • MAX3804 - 12.5Gbps Settable Receive Equalizer (Maxim)
Other Datasheets by Maxim Integrated
  • MAX3878 - Clock and Data Retiming ICs
  • MAX3801 - 3.2Gbps Adaptive Equalizer
  • MAX3825 - 2.5Gbps Quad Transimpedance Amplifier
  • MAX3832 - 4-Channel Interconnect Mux/Demux ICs
  • MAX38640A - 700mA nanoPower Buck Converter
  • MAX38640B - 700mA nanoPower Buck Converter
  • MAX38641A - 700mA nanoPower Buck Converter
  • MAX38641B - 700mA nanoPower Buck Converter

Full PDF Text Transcription

Click to expand full text
MAX3873 19-2087; Rev 2; 5/03 Low-Power, Compact 2.5Gbps/2.7Gbps Clock-Recovery and Data-Retiming IC General Description The MAX3873 is a compact, low-power 2.488Gbps/ 2.67Gbps clock-recovery and data-retiming IC for SDH/SONET applications. The phase-locked loop (PLL) recovers a synchronous clock signal from the serial NRZ data input. The input data is then retimed by this recovered clock, providing a clean data output. The MAX3873 meets all SDH/SONET jitter specifications, does not require an external reference clock to aid in frequency acquisition, and provides excellent tolerance to both deterministic and sinusoidal jitter. The MAX3873 provides a PLL loss-of-lock (LOL) output to indicate whether the CDR is in lock.
Published: |